NA by Thomas, Hugh H.
DATA ACQUISITION SYSTEM FOR USE IN






DATA ACQUISITION SYSTEM FOR USE IN




Th(3sis Advisor: R. Panholzer
Approved for public release; distribution unlimited
c
*" % ;
SECURITY CLASSIFICATION OF THIS RAGC rWian Data enfr»<t)
REPORT DOCUMENTATION PAGE
1. mtpomr numscr 2. OOVT ACCeSSIOM NO,
4. TITLE fan^ Subtltlm)
Data Acquisition System For Use In
The Study of Geomagnetic Variations
7. AUTHOR<a>
Hugh H. Thomas





3. WECIRIENT'S CATALOG NUMBER
S- TYPE OF REPORT k PERIOD COVERED
Master ' s Thesis
;
December 1980
• • PERFORMING ORG. REPORT NUMSER
•. CONTRACT OR GRANT NOMSERfi
10. PROGRAM ELEMENT. PROJECT TASKAREA * WORK UNIT NUMBERS '





<). NUMBER OF PAGES
99




l«. DISTRIBUTION STATEMENT (»t thia Hapitrt)
Approved for public release; distribution unlimited
17. DISTRIBUTION STATEMENT (ot tH» abalrmct antarMl In atoek 30, II dllUnnt horn Rapoft)
It. SUPPLEMENTARY NOTES
19. KEY WORDS (Coitttnttm an t*w9r»m aida II naeaaaarr mtd IdmMtIr kr Mock ntmmbt)
Acquisition System; Microprocessor
20. ABSTRACT (Camtlm— an tawata* aldm II naeaaaarr «•' IdanUtr ttf Mack mmtkatj
The study of the variations in the geomagnetic field requires a
small, low power digital acquisition system. This thesis descri-
bes the design of a digital data acquisition system for such use.
The design uses the complementary metal -oxide-semiconductor (CxMOS)
version of the INTEL 8048 single chip microcomputer and a high
density data recorder. The microcomputers do not take data in-




AN 73 1473 COITION OF I NOV St IS OBIOUCTE
S/N 0103-014><«0t I
•CCURITV CLASSIFICATION OF THIS PAGE (Wham Data gniarad)

^"^•w »»••• Cat****
intermediate data memories are used; alternating betweenbeing written onto by the acquisition circuit and being




I 0102-014-6601 ucZT^ticuaiTv CbAtsiriCATiOM or tmic PAOcrv^M* o««« *ni*'*«)

Approved for public release; distribution unlimited
Data Acquisition System For Use In
The Study of Geomagnetic Variations
by
Hugh H. Thomas
Captain, U. S. Army
B.S., United States Military Academy, 1975
Submitted in partial fulfillment of the
requirements for the degree of








The study of the variations in the geomagnetic field
requires a small, low power digital data acquisition system.
This thesis describes the design of a digital data acquisi-
tion system for such use. The design uses the complementary
metal-oxide-semiconductor (CMOS) version of the INTEL 8048
single chip microcomputer and a high density data recorder.
The microcomputers do not take data internally, instead they
route data over a separate data bus. Two intermediate
data memories are used; alternating between being written
onto by the acquisition circuit and being read from for
writing to the data recorder.
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I. INTRODUCTION
For the past four years a study of the variations in
the spectral components in the earth's magnetic field has
been carried on by the Physics and Chemistry Department at
the Naval Postgraduate School. Data in this study has been
taken primarily on the ocean floor off the Monterey, Calif-
ornia coast and recently at remote land locations. The
variations have been of a very low magnitude and predomi-
nantly in the frequencies of 100 Hertz or less. Variations
in the ten Hertz or less region are of particular interest
in this study.
To date, the data acquisition technique has been analog
The variations of the magnetic field are sensed by a magne-
tometer. The variations are frequency modulated by a vol-
tage controlled oscillator and recorded on an analog
recorder. This technique has been subject to the problems
of the restricted data capacity of the analog recorder and
excessive power consumption. These two problems have res-
tricted data acquisition to a few hours or less at one time
An alternative data acquisition technique is a digital
system utilizing low power components and a high density
digital recorder. The use of low power complementary metal
oxide-semiconductor (CMOS) components and a high density
digital recorder of external dimensions to fit into a 17.5

inch diameter glass sphere for ocean floor observations is
considered to be the best means of implementing this tech-
nique. The purpose of this thesis investigation was to
design a digital data acquisition system for use in ocean
floor observations and with minor modifications be adapted
for land based observations. The acquisition system is
designed to consume a minimum amount of power while pro-




The acquisition system shown in Fig. 1, is to convert an
analog voltage to a digital representation which is propor-
tional to the geomagnetic field. This digital value is then
placed into an intermediate memory. The intermediate memory
must be large enough to allow an economical use of the data
recorder. When this intermediate memory has been filled it
is transferred to the data recorder. The control element
determines when data is to be taken according to the Nyquist
criterion, and controls the loading of the intermediate
memory and the actions of the data recorder. Continuity
in data acquisition is essential and is accomplished by pro-
viding two intermediate memories of equal size. While one
memory is being filled with new data, the data in the second
memory is being read and recorded. The use of the two
intermediate memories also allows the data rate to be changed
from the slow acquisition rate to the high data rate of the
high density data recorder.
The control element is to exercise control over data
routing, sampling, and input/output. This element is not
intended to process data. To avoid restrictions of data
word length the address bus and data bus are separate. The
address bus provides addresses to the intermediate data
























Fig. 1, System Block Diagram
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converter to the memory, the memory to the data recorder,
and the memory to the digital-to-analog converter. Data
does not physically pass through the control element but
is routed by the control element. This allows the data
word length to be independent of the processor word length.
The control element is split into two parts. The first
part, central processing unit one (CPUl) , exercises control
over the data acquisition and reconstruction phases. The
second part, central processing unit two (CPU2) , exercises
control over the data recorder. To accomplish these control
functions the INTEL Corporation Single Chip Microcomputer
System, MCS-48 Family, 8748/8048 was chosen [1]. The 8748
and 8048 are single chip microcomputers with two eight bit
input/output ports, one eight bit bus port, three status
lines, and 64 eight bit random access memory (RAM) locations
on chip. The 8748 provides one kilo byte, 1024 or Ik, of
erasable programmable read-only-memory (EPROM) on chip for
program storage. The 8048 provides Ik byte of on chip read-
only-memory (ROM) for program storage. Both the 8748 and
the 8048 allow for program and data memory off chip. The
8748 and 8048 are currently only available in metal-oxide-
semiconductor (MOS) versions. The MOS versions consume
too much power for this application, however low power CMOS
versions of the 8048 are expected to be available from
several sources in early 1981 [2] . Peripheral devices
11

to the control elements used in this design are currently
available in CMOS or Low Power Schottky transistor-tran^^
sistor logic (LSTTL)
,
The data recorder tentitively selected in the Series
3400 High Density Cartridge Magnetic Tape Drive, the Funnel,
manufactured by Data Electronics Incorporated (DEI) . The
drive has a recording density of 6400 bits per inch, a
serial transfer rate of 192 kilo bits per second, and a
unformated capacity of 17.3 mega bytes. It is the tape
drive that will be the primary consumer of power at approxi-
mately 18 watts. This drive was tentatively chosen for its
small size and high data capacity. While it is not ruggi-
dized, it is felt the drive will be able to withstand the
temperature range on the ocean floor. Verification of this
will require additional testing and is beyond the scope of
this thesis.
The sampling period is determined by the internal time
base of CPUl . When one sampling period has elapsed, the
analog-to-digital converter (A/D) is signaled to acquire
a sample. This digital sample is then stored in the inter-
mediate memory. The design can accommodate eight 8 or 12.
bit data by arranging an A/D of that width with that number
of one bit wide static CMOS RAM circuits. This system is
designed for 12 bit data words, The twelve address lines,
eight bits from the bus port and four from one of the I/O
ports, allow for 4096, 4k, data words to be stored in each
12

o£ the two intermediate memory blocks, The intermediate
memory blocks are made up of 4k by one bit static CMOS RAiM
circuits. The selection of which block is to be filled is
controlled by CPUl . The alternate block is available to CPU2
for reading and recording.
The reconstruction phase is activated by CPUl signaling
CPU2 to fill one block of memory from the tape. \Vhien one
block has been filled, CPUl begins reconstruction by reading
the data and providing it to the D/A. While the D/A func-
tion is being accomplished, CPU2 is filling the alternate
block of intermediate storage from the recorder. This read
and reconstruction sequence is continued under the control
of CPUl. Each time the reconstruction of the data just
read from the tape is started by CPUl, CPU2 is signaled to
read the next block of data from the tape, filling the
alternate block. This method allows a continuous stream




The hardware is split into three distinct functional
areas: the data recorder, the controllers, and the inter-
mediate memory. The intermediate memory is a universal part
and will not be specifically addressed in this part of the
thesis. The data recorder and the CPU's are very flexible
devices, and a full explanation of their functions would be
extremely long and beyond the scope of this thesis. Only
those aspects specifically related to this design will be
discussed.
A. THE DATA RECORDER
The data recorder used in this design is the DEI series
3400 Funnel recorder. The produce specification is pro-
vided as Appendix A. The control over the device is excer-
cised by CPU2 . All control signals for the data recorder
are TTL compatible. Its data transfer rate, 5.2 msec per
bit, is compatible with the 8748 or 8048 used in CPU2.
The data recorder can be acquired in several different
configurations from the manufacturer. The basic model was
chosen for this design due to power considerations. The
alternative configurations included a control card or a
combination of the control card and a codex card. The
additional cards boost power consumption by themselves by
14

more than one watt. In addition, the control care includes
a feature that automatically rewinds the tape to its physi-
cal beginning when power is applied to the data recorder.
This rewind function and the required search for the last
block recorded would consume excessive quantities of power.
For this reason, these cards were not included in the design.
This choice required an interface circuit to be designed to
encode and decode the Modified Frequency Modulation (MFM)
code, referred to also as the Miller or delay code, used by
the data recorder. The code, as shown in Fig. 2, represents
a "1" as a transition at the mid-bit period. A "0" is en-
coded as a transition at the beginning of the bit period
unless preceeded by a "1", in which case no transition takes
place
,
The tape cartridge used with the data recorder is
American National Standards Institute (ANSI) standard
X3. 56-1977 compatible, see Fig. 3. The upper and lower tape
holes provide indications of tape position. The drive
senses the presence of these holes and provides this infor-
mation as output control signals. The recorder format
specifies an interblock gap of 1.2 inches to get the tape
completely stopped after one block and completely started
to the read/write speed for the next block. The data block
consists of a preamble of 39 "O'^s" and one "1" followed by
the data and a postamble of 39 "O's". Using this format
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unformated capacity. The transfer time at the 30 inches
per second read/write speed for one block is 258.5 msec.
The signals associated with the basic drive are listed
in section 5.1 of Appendix A. The "-" indicates active low
signals and the "+" active high signals. If both a + and
- are shown, both an active high and active low signal are
available.
B. 8048/8748
The 8048/8748 is the eight bit single chip microcomputer
produced by INTEL Corporation [1] . The timing cycle of the
device is derived from the external crystal. This basic
frequency can range from 1 MHz to 6 MHz. The timing state
is derived by dividing this frequency by three. Each in-
struction cycle consists of five states. The Address Latch
Enable (ALE) output clock is derived by dividing the state
frequency by five. This time derivation is shown in Fig. 4.
The instruction set consists of either one or two cycle in-
structions stored as one or two bytes in program memory. A
complete listing of the instruction set can be seen in
Ref. 2.
The forthcoming CMOS version of the single chip micro-
computer will be the ROM verions 8048. This will require
an external program memory. The result of going to the
external program memory is the addition of one instruction







































c. TWO BYTE EXTEIWAL PROGRAJ^l MEMORY FETCH
Fig. 4. CPU Timing Diagram [1]
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fetch the operand when necessary. The 12 bit program counter
is output on the bus port (PO) and the lower half of P2.
The eight bit instruction or operand is returned to PO.




The design dictates the system be divided into two cir-
cuits, the acquisition circuit and the reconstruction cir-
cuit. There are 4096 sample periods per block period. A
sampling interval is a period o£ continuous data collection
timed by the number of blocks taken in the interval. The
non-sampling interval is the time when no data is being
collected, or the period between sampling intervals.
A. THE ACQUISITION CIRCUIT
The data acquistion circuit is designed for 12 bit
data using a 12 bit A/D and two 4k by 12 bit intermediate
memories. The control elements are CMOS 8048 's.
1 . The Analog- to-Digital Converter
The analog-to-digital converter chosen for the
design is the Intersil ICL 8068/7104-12 CMOS 12 bit A/D
chip pair. The device is an integrating type A/D with a
maximum conversion rate of 48 conversions per second [5]
.
The 8068/7104-12 pair was chosen for its low power consump-
tion, TTL compatibility with no interface requirements, and
a wide voltage range. The relatively low conversion rate





The A/D will be operated in a convert or demand
basis. CPUl will signal for start conversion. The conver-
sion complete signal will vector the program controling CPUl
to the interrupt service routine, thereby storing the data.
The device is connected as shown in Fig. 5.
The voltage o£ the reference voltage (V r) deter-
riiines what will be the full scale reading according to
V = V ^ X 2. For a to 5 volt swing V r = 2.5 volts
max ref * ref
DC. The resolution of the 12 bit conversion over the to
5 volts is .0244 per cent or 1.22 mV. The full 12 bit
resolution of the A/D is accomplished by the addition of a
polarity bit output by the device. When used it would give
13 bit resolution over a -5 to +5 volt swing.
When a sampling period was elapsed, the start con-
version output from CPUl makes a high to low to high transi-
tion to the RUN/HOLD pin. The status line goes high
indicating a conversion is in progress. When the conversion
is complete, the status line goes low triggering a 74LS122.
The output of the 74LS122 provides the interrupt signal to
CPUl. The low level of the status line also enables the
output to the data bus . The output is now available to the
memory for storage.
2. The Intermediate Data Memory
The intermediate data memory is made up to two
blocks of 4096 by 12 bit static CMOS RAM. The 12 bit width



















































Fig. 5. Analog to Digital Converter [3]
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RAiM circuits [3]. The circuit diagram is shown in Fig. 6.
Due to the timing in the devide the lower eight bits of the
address will have to be latched externally on the high to
low transition of the ALW pulse. The read and write signals
are used to generate the chip enable. The write enable is





The CMOS 74C157 Quad 2 -input Multiplexer is used to
route control signals, addresses and page numbers to the
proper intermediate memory from both CPUl and CPU2, as
shown in Fig. 7. The select line determines which set of
four inputs will be gated through to the four outputs. The
inverting of the select signal to the multiplexers associa-
ted with the second intermediate memory allows one of the
intermediate memories to be available to CPU2 during the
entire acquisition time. The power to the multiplexers will
be from the same source as CPUl.
4 The Non-Sampling Interval Timer
The non-sampling interval timer consists of two
Intersil ICL 8240 Programmable Timer/Counters [3] . The de-
vice and circuit is shown in Fig. 8. The time base is
established by the resistor-capacitor network and is pro-
grammed by the dual inline package (DIP) switch. When
activated by a low to high transition on the trigger the









































b. TIMING DIAGRAM FOR A READ CYCLE
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Fig. 8. The Non-Sampling Interval Timer [3]
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switch times the product of the resistor and capacitor. The
output then goes high activating CPUl . The device is trig-
gered by CPUl at the end of a sampling interval. Power is
left on continuously.
5 . Central Processing Unit One
CPUl controls the data acquisition function for the
system. The device will be a CMOS version of the INTEL 8048
with an external program memory [1] . One version of the
CMOS 8048 is the Intersil 80C48 [5]. The preliminary infor-
mation indicates the 80C48 will be pin for pin compatible
with the INTEL 8048 with virtually the same performance
specifications. With CMOS logic, power consumption is
directly related to speed of operation. For this reason
and the desire to simplify the sampling control, a lower
clock speed is desired. An external 3 MHz crystal will
generate an instruction cycle of five micro seconds. This
rate consumes less power and reduces the dividers needed to
generate the sampling period from two to one. The device
and circuit is shown in Fig. 9.
The bus port (PO) passes addresses to the interme-
diate data memory and the external program memory and re-
ceives instructions and operands from the external program
memory. The lower half of P2 is dedicated to passing the
most significant nibble, bits eight through eleven, of the
program counter to the external program memory. PI serves















Fig. 9. CPUl Acquisition Circuit
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eight bit DIP switch that represents the number of data
blocks to be taken during a sampling interval. Second, it
outputs the four bits of the page number in the lower half
and the select to the routing multiplexers on the first
bit of the upper half. The external interrupt (INT) is
enabled under program control and is activated when a con-
version has been completed by the A/D.
The Address Latch Enable (ALE) signal is used by the
external program and data memories and is a time base for
the sampling period timer. The sampling period is con-
trolled by an ICL 8240 connected as shown in Fig. 10. The
ALE signal is used as an external time base for the 8240.
This time base is divided down according to the setting on
the eight bit DIP switch connected to it. The ALE pulse
width is not wide enough to be directly connected to the
8240. The pulse is widened by connecting the ALE signal to
the trigger of a 74LS122 Retriggerable Monostable Multivi-
brator as shown in Fig. 10. The 8240 is programmed to
divide the ALE signal down to the point where 256 pulses
constitutes one sampling period. The output of the 8240
is fed into Tl of CPUl . When a count of 255 has been
reached the event counter overflows and an interrupt
routine signals for start conversion. The relationship for
programming the 8240 is:
r; -^ F = the frequency of ALE
^ ~ 256 ^ ~ ^^^ sampling period
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Fig, 10. Sampling Period Timed [5]
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In the case o£ a 3 MHz crystal attached to the 80C48, ALE
has a frequency of 200 KHz. If a sampling period of 200 msec,
5 Hz, is desired, Y = 156.25. This will be set into the DIP
s\\?itch as 156 giving a sampling period of 199.68 msec,
5.0008 Hz.
The sixth line of P2 (P26) controls the input of the
number of blocks to be taken during the sampling interval.
This line is brought low under program control, and the
contents set into the DIP switch can be input to CPUl . The
start conversion signal is P24. It is brought low at the
end of 256 counts on the event counter. The start dump
signal, P25, brings power up to CPU2 and the data recorder,
and resets CPU2 when a block of intermediate data is ready
to be written to the data recorder. The signal is held low
for the prescribed time required to reset CPU2 . The select
line, P14, controls the data routing multiplexers. When
low, intermediate memory one is available to CPUl and inter-
mediate memory two is available to CPU2 . When high, the
CPU's switch memories. The non-sampling interval timer is
reset by P27. The line is brought low then high again. It
is the low to high transition that activates the timer and
shuts down the acquisition circuit. The non-sampling inter-
val timer is reset to shut down the acquisition circuit after
a sufficient amount of time has elapsed for CPU2 to have




The external program memory consists of one 512 by
eight bit EPROM, The Intersil IM 6654 CMOS 512 by 8 bit
EPROM is used in this design, as shown in Fig. 11.
6 . Central Processing Unit Two
CPU2 for the acquisition circuit is a CMOS 8048.
The clock will be set to allow two instruction cycles per
bit period of the data recorder. The minimum bit period of
the DEI Funnel recorder is 5.2 micro seconds. This dic-
tates the use of a crystal that allows no less than 2.6
micro seconds per instruction cycle. The commercially
available 5.7143 MHz crystal will provide an instruction
cycle of 2.625 micro seconds, extending the bit period of
the recorder by 50 nano seconds. The circuit is shown in
Fig. 12.
The bus port performs the same functions as in
CPUl. PI and the upper half of P2 perform two functions.
The first function is control signal output. The second
function is to input and output the current track and the
number of blocks recorded on that track. This information
is essential in accounting for the amount of data on the
particular track in use to prevent the attempt at writing
off the physical end of the tape. The lower half of P2
provides the external program memory with the most signifi-
cant nibble of the program counter and outputs control
signals. This double duty requires the external latching




































Fig. 11. External Program Memory IM 6654
34

ALE signal into a 74C175 Quad D Flip-Flop, as shown in
Fig. 12. TO is used to detect the upper tape hole. The
external interrupt is used to sense the lower tape hole.
Tl is used to sense the data detect signal from the data
recorder
.
The twelve control lines originate from the upper
half of PI and all of P2. The upper half of P2 controls
the track select and the tape motion. P24 and P25 provide
the data recorder with the two bit track code. P26 and
P27 are the active low forward and reverse signals, res-
pectively. P25 will be used to trigger the time base for
the shift register and the MFM encoder. P20 is used to
shut down the power supplies to the CPU and the data re-
corder. P15 triggers a "1" to be written to the data
recorder after the 39 "O's" of the preamble. P14 selects
the data recorder allowing it to respond to input signals.
P16 signals for high speed tape motion at 90 inches per
second.
The control signals from P21 and P22 control the
reading and writing functions for the track and block count
storage. Each track can accomodate 606 data blocks. The
number of blocks per track requires 10 bits with the track
code requiring two bits. The twelve bits must be stored
at all times during the acquisition phase to account for
























































media is three 74C173 Quad Tri-State D Flip-Flops, as shown
in Fig. 13. To write, P21 goes low, disabling the control
lines and allowing data to be written to the 74C175's. To
read, P22 goes low, disabling the control lines and allowing
the data to be read from the three 74C173's. The power is
never shut off to these devices.
7. The Shift Registers
The conversion of the parallel data from the inter-
mediate data memories to the serial data for the data re-
corder is accomplished by three 74C95 4-bit Shift Registers.
The time base for the shift is derived from the ALE signal
with its pulse extended by a 74LS122 fed into an ICL 8240.
A shift is executed on each high to low transition of the
output of the 8240. The circuit is shown in Fig. 14.
Parallel load is accomplished by the read signal
triggering the output of a CMOS 555 Timer to go from low to
high. This signal is fed to the mode control line of the
shift register. On the next high to low transition of the
8240 output, the new data is clocked into the shift register.
8. The MFM Encoder
The MFM encoder is a combinational logic circuit that
takes the serial output of the shift register and converts
it to the MFM code, See Fig. 2. In the acquisition circuit,
the encoder is the interface between CPU2 and the data re-





























































The code is generated by taking the serial output of
the shift register in combination with the two previous half
bit period levels fed back to the input of the encoder, see
Fig. 15. The truth table shows the inputs y-, , y ^^ and I
determining the outputs Y and Y-,. The input y, and j^
are the two previous half bit period levels. The input I
is the current data input. The outputs Y and Y^, to be
output sequentially, are the Xmq encoded half bit period
levels of the current data bit. The sequence on the inputs
from 000 to 111 lends itself to a straightforward implemen-
tation using two eight input multiplexers and flip-flops
as feedback.
The timing is derived from the ALE signal and the
output of the 8240 timing the shift register.
The encoder is constructed of two 74C151 Eight Input
Multiplexers and three 74C74 Dual D Flip-Flops. The inputs
of the two multiplexers are tied to the levels dictated by
the truth table for Y^ and X j^. The selects are the inputs
y-,
, y 2^ ^^^ I- "^he multiplexers are enabled sequentially
with the outputs clocked into the first of the two 74C74's
for feedback. The second 74C74 clocks these two levels to
the select lines of the multiplexers at the same time the
data arrives. The circuit is shown in Fig. 16.
The initial state is the first entry in the truth
table. The multiplexers will output 1 1 when enabled by the
E-j^ and ^^ signals. The sequential enabling of the multiplexers
40

a. THE MFM ENCODER









Fig. 15. The MFM
Encoder






















Fig. 16. The MFM Encoder Circuit
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outputs the level which is clocked into the output 74C74 at
the same time it is clocked into the feedback path. The
output then continues according to the truth table.
The feedback path requires two stages. One stage
for the intermediate levels and one stage for the selects
to the multiplexers. The first stage is clocked into one
74C74 at the mid point of the enabled multiplexers output.
The first half bit period level is stored at the low to
high transition of the logical exclusive OR of E, and ALE.
The second half bit period level is clocked in at the low
to high transition of the logical exclusive OR of E2 and
ALE. The two previous half bit period levels are clocked
through to the selects of the multiplexers at the same time
with the low to high transition of E^.
9 . The Data Recorder
The input signals for the data recorder are pro-
vided by CPU2. The device select (SL1-) is an active low
signal enabling the recorder to respond to input signals.
The write enable (WEN-) enables the write and erase func-
tions. This signal should be set prior to starting the
tape and left on after the tape has been stopped and the
recorder deselected. The data write signals (WDA-,WDA+)
are offered in both active low and active high. This signal
is received from the LM 360 Comparitor at the output of MFM
encoder. Forward and reverse (FDW-,REF-) are both active
low. When both are false at the same time, the tape motion
43

is stopped. If both are set true at the same time, no damage
will be done to the drive; but the direction of motion is
uncertain. The high speed (HSP-) signal causes tape motion
at 90 inches per second in the direction dictated by FDW-
and REV-. The signal is used during the rewind at the end
of each track. The track select signals (TR2-, TR1-) select
the track to be read or written to.
The output signals from the data recorder are pro-
vided to CPU2 . The upper tape hole signal (UTH-) and the
lower tape hole signal (LTH-) are provided to TO and 1ST,
respectively. LTH- is of particular significance since the
only place the lower tape hole appears is toward one of the
physical ends of the tape. The assertion of LTH- causes a
vector to the interrupt service routine in CPU2 . The upper
tape hole marks the beginning of the tape, the load point
and the early warning hole. All tape holes are in accor-
dance with ANSI standard X3. 55-1977, Fig. 3. The data read
(RDA- , RDA+) are offered in both active high and active low.
The choice of active high or low in the read should agree
with that of the data write to avoid data inversion. Data
detect (DAD+,DAD-) indicates data is present on the tape
during a read or search.
B. THE RECONSTRUCTION CIRCUIT
The data acquisition circuit just described was designed
to function under severe power constraints. The reconstruction
44

circuit is not subject to this constraint since it will be
operating in a laboratory environment. This means the CMOS
circuits used before can be substituted with TTL or MOS
circuits. The long sampling period can be condensed to cut
the time required to reconstruct the data with scaling
transforming the spectrum of the data back to its original
place. The A/D will be changed to a digital-to-analog con-
verter (D/A) . The leads for the input and output for the
intermediate data memory must be interchanged since CPUl
is now reading from the memory and CPU2 is writing to the
memory. Finally CPUl and CPU2 need not be the CMOS 8048
but the MOS 8748 with on chip program memory. The use of
the 8748 will significantly ease the timing. There are many
similarities between the acquisition and the reconstruction
circuits; only the changes will be discussed.
1
.
Central Processing Unit One
There is no non-sampling interval timer, or sampling
period timer. The number of blocks to be included in each
sampling interval is still needed to separate sampling
intervals or reduce the duration of data examined at one
time. The resulting circuit is shown in Fig. 17.
2 Central Processing Unit Two
The only change in CPU2 is the elimination of the
external registers to store the block count and track. The
block count and track will be stored internally. The circuit



















































































The Digital to Analog Converter
The digital to analog converter (D/A] used in this
design is the Intersil ICL 7112 12 Bit Multiplying D/A
Converter [3]. The device and circuit is shown in Fig. 19.
The device is connected in a unipolar or bipolar mode.
4. The MFM Decoder
The MFM decoder takes the output from the data re-
corder and converts it to the "I's" and "O's" of the data.
This circuit is the interface between the data recorder and
CPU2 . The decoder looks at the two half bit period levels
from the recorder. If the two half bit period levels of the
tape output are the same, both high or both low, the data
bit is a "0'^. If the two half bit period levels are dif-
ferent, the data bit is a "1". The differentiation between
the data "1" and the data "0" is accomplished by a logical
exclusive OR of the two half bit period levels.
The difficulty is the synchronization of the tape
output, the decoder, the shift register, and CPU2 . The
requirement is that the tape output be synchronized with the
decoder which must provide a correct and stable data value
for two instruction cycles. This is required to clock the
output of the decoder into the serial input of the shift
register. The shift register is synchronized with CPU2
.
To achieve this synchronization, the decoder must have a time
base that is triggered by the output of the data recorder









Fig. 19. Digital-To-Analog Converter [3]
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register and CPU2. The independence is necessary because
the data may not appear synchronized precisely with the time
base of CPU2
.
The decoder circuit consists of two 7474 Dual D
Flip- Flops and an exclusive OR gate, as shown in Fig. 20.
The time base is a square wave of a period one half that
of the bit period and a square wave of a period of the bit
period. The bit period is 5.25 micro seconds, the same used
in the encoder. The faster of the two signals, E, , clocks
the first of the two 7474' s. This pair acts as a shift
register. After two consecutive low to high transitions,
the two half bit period levels are exclusively ORed', and
the result is clocked into the first flip-flop of the
second 7474 by £2- This value will be stable for the re-
quired two instruction cycles.
The time base for the decoder is established by an
ICL 8240 shown in Fig. 20. The period is determined by the
values of the resistor and capacitor.
The data is received from the 75110 Line Driver
connected to the data read of the data recorder. This output
will be used to trigger the 8240 as well as input the tape
signal to the decoder. The string of "O's" in the preamble
of the data block will either start high and go low or vise
versa. The trigger to the 8240 will occur on the first low











b. THE TIMING SIGNALS
Fig. 20. The MFM Decoder
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clocked into the first flip-flop at the midpoint of the first
half bit period. The second half bit period level will be
clocked in at the mid point of the second half bit period.
The clock signal is E, . With the two half bit period levels
present in the two flip-flops, the result of the exclusive
OR is clocked into the second 7474 by the low to high tran-
sition of £2-
When the preamble "1" is encountered, the low to high
transition at the output of the decoder triggers the 8240
controling the shift register. This trigger inputs the de-
coded level to the serial input of the shift register. The
subsequent data is clocked into the shift register on each
high to low transition. This scheme insures the synchroniza-
tion of the shift register with the decoder. With data
clocked into the shift register, CPU2 can now write the data
to the intermediate memory every 24 instruction cycles.
C. POWER SWITCHING
Power is provided to the various parts of the acquisi-
tion circuit only during those times when that part is per-
forming a function. The power structure is broken into
three sections: always on, on with CPUl and on with CPU2
.
The always on components are the non-sampling interval timer,
the track and block count storage registers, and the power
switching network. On with CPUl is its peripheral elements
and the intermediate data memories. On with CPU2 is its
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peripheral elements, the MFM encoder and the data recorder.
No power is provided to CPUl or CPU2 during the non-sampling
interval
.
No specific power supply circuits have been identified
for use in this design, though several have been tested.
When the power signal is true, the power supply will offer
power at the prescribed voltage and current.
The power switching timing diagram is shown in Fig. 21.
The first action occurs when the non-sampling interval
timer output goes from low to high at the end of the non-
sampling interval. This triggers power and a reset pulse
to CPUl. When P25 of CPUl goes low CPU2 is reset for a dump
This action brings power up to CPU2 and the data recorder,
and provides a reset signal to CPU2 . When the shut down
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The software consists of four routines. Each routine
will be explained individually with its flow diagram. The
complete programs are shown in Appendix B. The four routines
are the data acquisition routine, the write to tape routine,
the data reconstruction routine, and the read from tape,
routine
.
A. THE DATA ACQUISITION ROUTINE
The data acquisition routine directs CPUl to take a
sample on a regular basis, convert that sample to a digital
representation, and store the data word in intermediate
memory. The flow diagram is shown in Fig. 22.
The routine starts with the input of the number of blocks
to be taken during the sampling interval. The variable is
named TOTD. The select signal is the least significant bit
of TOTD, which alternates between "0" and "1" as TOTD is
decremented. If TOTD is zero, the sampling is to be con-
tinuous, no non-sampling interval. The page and address are
initialized. The first address is 111111111111, FFF hexi-
decimal, and the last address is 000 hex. The select and
page number is output to the memory. A wait state is en-
tered for the sampling period to be completed. At the end





























and interrupts to the counter interrupt service routine
signaling for a start conversion. The wait state is reen-
tered for the conversion to be completed. When the conver-
sion is completed the external interrupt is asserted, and
the interrupt service routine stores the data. The number
of samples taken on that page is tested, and if not yet 256,
the routine returns to the wait state for the end of the next
sampling period. If the page is full the routine checks for
a full block, 16 pages. If the block is not full, the page
number is advanced with the same select; and the wait state
is entered for the next sampling period. If the block is
full, the select is changed by decrementing TOTD; and CPU2
is reset to dump the block just filled to the data recorder.
The first page of the new block is established, and the wait
state is entered for the next sampling period. If TOTD is
decremented to zero, the flag is tested. If the flag is not
set, a wait state is entered for CPU2 to complete the dump
on the last block, then the non-sampling interval timer is
triggered shutting down CPUl and the intermediate memories.
If TOTD was originally zero, the flag is set; and the routine
continues to obtain data as in the previous block changes
.
B. THE WRITE TO TAPE ROUTINE
The write to tape routine controls CPU2. It directs
data to be taken from the intermediate memories and written
to the data recorder. The routine has three parts: the
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initialization, the write to the data recorder, and the shut
down. The flow diagram is shown in Fig. 23.
When the system is first powered up before being placed
on the ocean floor, the registers storing the track and
block count are cleared to zero. This flags the first write.
The routine starts with the input of the track and block
count after being reset by CPUl. If this is zero, track one
is selected; and the block count is initialized to 606. The
tape which has been preset to its physical beginning, is
advanced to 4.8 inches beyond the load point hole, see Fig. 3
If the input is not zero, the current track is set; and the
tape is run in the reverse direction until data detect be-
comes true. This point is the end of the previous block.
The tape is then stopped. The direction is set for forward
and started again. When the data detect goes false, the
tape is stopped. From this position the tape is prepared
for the block of data to be written. This reverse run in-
sures the tape is positioned immediately after the previous
block and is properly tensioned to improve recording per-
formance .
The writing to the data recorder begins with write en-
able being set true. The tape is started in the forward
direction and the 1.2 inch inter-block gap is passed. At
the end of the interblock gap, the 39 "O's" and the "1" of
the preamble are written to the tape. Twenty- two instruction











































































first data word from the intermediate data memory is written
to the shift register, with another data word written each
24 instruction cycles thereafter. When the last word has
been written to the tape, the string of 39 "O's" are written
and the tape stopped. The data recorder is deselected and
the write enable is set false.
The shut down section decrements the block count and
tests for zero. If it is not zero, the new block count and
the present track are stored, and CPU2 and the data recorder
are shut down. If the block count is zero, the track is ad-
vanced; and 606 is written to the external storage. The
data recorder and CPU2 are then shut down. If this is the
last block recorded on track four, the data recorder is full
To flag this condition all "I's" are written to the track
and block count registers.
C. THE DATA RECONSTRUCTION ROUTINE
The data reconstruction routine controls CPUl in the
reconstruction of the data collected. The routine commands
CPU2 to fi-1 alternating blocks of intermediate memory and
sequences CPUl through this data providing it to the D/A.
The flow diagram is shown in Fig. 24.
The routine begins by inputting the number of blocks per
sampling interval (TOTD) , Again, if TOTD is originally zero
the data is taken continuously, A select is output, and




























When the block has been filled, select is changed, CPUl
begins the reconstruction of the data, and CPU2 is reset to
fill the alternate block of intermediate memory. CPU2 is
reset each time CPUl changes select. This sequence allows
a continuous flow of data to the D/A. The data can be
reconstructed as fast as 8000 times the original data acqui
sition rate.
TOTD is decremented and tested at the end of each
block. If found to be zero, CPUl activates an audible or
visual signal to indicate the sampling interval has elapsed
and enters a loop waiting for a manual reset to start the
routine from the beginning. If TOTD was originally zero
the reconstruction operation continues without activating
the signal. This manual reset allows the operator an
opportunity to make any adjustments necessary.
D. THE READ FROM TAPE ROUTINE
The read from tape routine controls CPU2 and the data
recorder. The routine causes the tape to be read and the
data written to the intermediate memory. As with the
write to tape routine, the program is broken into three
blocks: the track initialization, the read from tape, and
the shut down. The flow diagram is shown in Fig. 25. All
three parts are very similar to the corresponding parts of




















































The only change in the track initialization routine is
there is no need for the reverse run since the power is
never removed from the data recorder.
When the track has been initialized at the beginning of
the track or between two blocks, the tape is started in the
forward direction. The preamble synchronizes the MFM de-
coder and the one of the preamble starts the shift register.
When the one is shifted into the fifth bit of the shift
register, the program and the shift register are synchronized,
Thirteen instruction cycles later the first data word of the
block is written to the intermediate data memory. Every 24
instruction cycles thereafter, the next data word is written
to the data memory, filling the remaining 4095 locations.
At the end of the read cycle the data recorder is stopped,
The track and block count are tested and the track changed if
necessary and stored in the internal registers. The routine
enters a loop waiting for TO to go low, as directed by CPUl
,
to read the next block.
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VI. TEST MP EVALUATION
All software intended for the final verion of the design
was programined into an INTEL Prompt 48 development system.
Input and output control signals were tested. Output signals
were connected to light emitting diodes (LED's). All four
routines were tested and debugged. All performed as in-
tended.
The test circuit was restricted to an eight bit version
of the data acquisition circuit without a data recorder.
Control signals intended for the data recorder were demon-
strated by turning on and off LED's. The intermediate data
memories were made up of two 1 K by four bit static RAM
circuits. This restricted the intermediate memory to four
pages. The input data was an arbitrary bit pattern input
directly to each intermediate data memory individually. The
two bit patterns were made different to distinguish between
the two memories and to demonstrate the memories were being
alternated between read and write cycles. The circuit was
connected on two boards from TTL and MOS components. The
two processors were two INTEL Prompt 48 development systems.
The software was only modified to conform to the eight bit
data and the requirements of the Prompt 48 's.
The data acquisition system was stored in the Prompt 48
designated CPUl . The event counter was triggered by an
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external square wave input. To demonstrate that the data
was written to the intermediate memories and could be read
and converted to a serial bit stream, the Prompt 48 desig-
nated CPU2 was programmed to continuously read the memory
that was available to it.
The output of this test circuit demonstrated that the
two memories were being alternated as intended. The data
was input and written to the proper memory by CPUl . CPU2
was triggered and read the available memory. The data read
from the memory, was input to the shift register and output




VII. FINAL TEST PROPOSAL
The complete design can be constructed and tested when
the DEI data recorder described in this thesis is available.
With the data recorder, the system should be implemented with
the components described in this thesis. The data obtained
previously from the current analog system can be used as
the input data to the digital system. The spectrum obtained
from the output digital system can then be compared with the
spectrum obtained from the analog system. This comparison





The purpose of this thesis was to develop a digital data
acquisition system for use in the study of the earth's magne-
tic field. The device described in this thesis could perform
this function on the ocean floor; and, with minor modifica-
tion to the hardware and software, the system could be
connected to a radio transmitter for use at remote land sites
instead of being connected to the data recorder. Two areas
require additional attention.
First, the power supplies and power switching system are
the most important areas requiring attention. The final
development of the power system described in Section IV. C.
has not been realized. This system is needed for the final
implementation of the acquisition system.
Second, the temperature test of the DEI 3400 Funnel data
recorder will be required prior to final implementation of
the design. If the data recorder is not able to withstand
the temperature extremes encountered on the ocean floor,
the data recorder control hardware and software must be
modified to accommodate a different data recorder.
The data acquisition system described in this thesis is
a viable alternative to the current analog acquisition sys-
tem used in the geomagnetic field study to date. Alterna-
tive CMOS microprocessors are available, however, the CMOS
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version o£ the INTEL 8048 single chip microcomputer appears
to provide the best means of implementing the concept due


























192 X 10 BITS/SEC
17.3 X 10° BYTES
15.2 X 10 BYTES
HEAD UP FROM BOT (ANSI)
MFM




< 1 ERROR IN lO^^BITS




SPEED VARIATION, SHORT TERM
SPEED VARIATION, LONG TERM
START/STOP PERIOD
START/ STOP DISTANCE
@ READ WRITE SPEED









SERVO + 24 +15?o @ 1.3A TYP
OTHER + 5 +T% VDC (§ 1.6A TYP
DISSIPATION: TYPICAL 18 WATTS
MAXIMUM 69 WATTS
IV. PHYSICAL: *
OVERALL WIDTH X HEIGHT
X DEPTH 6.96 X 4.25 X 5.72 INCHES
WEIGHT 4.2 LBS
SIGNAL I/O MATING 3M: 3425-3000
CONNECTOR










6 TO 4 5°C
-30 TO +60°C
20 TO 80°^ RH
VI. MACHINE RELIABILITY :
MEAN TIME BETWEEN FAILURES





The voltages and corresponding current requirements for
the Drive are listed in the below table.
K^ CURRENT R EOUIR£--'£\-; •, A.MPE?iES





(TOLERA '^CEs ::,c__;e - • DOi r
t24V0C r 15". ' _ 1 •< • /p^ _ 'I
-5V0i>5i-3!;
\^^ AMPS Ai-iPS A.'^.PS
1
DRIVE TYPE \^ TYP. MAX. TYP. ' MAX. ; TYP. ': '^x. ^YP, y^AX.
1
1
1 0.1 i 0.1
' 0.2 ' 0.3 C.4 0.9
BASIC MODEL 15 : 63 2 0.1
1
0-' ' 1.0 '.9
; C.4
1
3 0.9 ; 1.7 J. 2 : 0.3 ' C.A C. 5
I 4 1.5
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BOARD 3 0.9 '1.7' 0.2 Q.J 1.0 i "> n












2 0.1 ! 0.1 ! 1.0 : 2.0 -.3
1
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4 1.6 3 .
1
1.3 1 3.5 "I . 3 2.6
*Operating Conditions:
1. No tape motion, no write current.
2. Forward tape motion at 30 or 90 ips (includes writing
conditions at 30 ips) ,

3. Reverse tape motion at 30 or 90 ips (no write current).




- All voltages measured at drive power connector.
- The ramp period current peaks do not occur simultaneously
A defective cartridge can extend ramp current periods.
Assumption for power dissipation calculations:
Typical: Nominal voltages and typical currents, 2 starts
and 2 stops per second, and running 501 of the
remaining time.
Maximum: Nominal voltages and maximum currents and 17
starts and 17 stops per second.
Interface Requirements for Basic Model Drives
Control and Status Interface
The interface between the Drive and the controller is
single ended, TTL compatible, except for the data
signals
.
All input and output lines except data are defined as true
low (0 to .8 VDC) , and all Drive output lines are driven
by an open collector or tri-state driver (25 ma maximum
sink current) . Input lines into the Drive supply various
74XX gates.o
"
Proper line termination is required and subject to the
exact cable used.
Data Signal Interface
The data signals, (Read Data and Write Data), are differ-
ential type. The Read Data signals (RDA+ , RDA- and DAD+
,
DAD-) are driven by a SN 75110, or similar differential
driver and the Write Data signals (WDA+ , WDA-) are re-
ceived by a differential receiver type LM 360 or similar.
The data signal are designed for balanced transmission
line operation and line termination within the Drive is
optional
.
The signal specification voltage swing shall be at least
^^50 mv but shall not exceed +3v, assuming a properly
terminated line is being driven/received. The current to
be sourced by the driver is 6.5 tl 15 ma/leg. The re-
commended termination will vary with the characteristic
impedence of the cable as used. The maximum signal rise
or fall time is 50 nsec.
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Tape iMotion, Starting and Stopping
The start distance is defined as the period from applica^
tion of the state (either forward or reverse) command to
when >95^o of final long term speed is reached, exclusive
of short terra speed changes. For values of start distances,
refer to the below table.
The minimum stopping distance shall always be greater than
the maximum starting distance for 30 ips . An interrecord
gap of 1.2 inches (3.048 cm) shall be achievable for 30 ips,
A delay of 33 x 10'*^ sec is required during writing to
assure a minimum 1.2 inch interrecord gap. The delay is
starting at the beginning of the Forward command.
The stop distance is the actual tape distance traveled
during the stop period. During the stop period, which
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I/O Signals for Basic Model Drives
Input Signals
SL2-, SLl^i Up to two Drives can share a common buss;
drive is selected by either signal depend-
ing on internal address which must be
specified. The Drive will not return sta-
tus nor accept commands unless selected,
except as specified below.
WEN-; When true, shall enable the writing and
erasing functions for the selected track.
The writing and erasing processes shall
occur only if the cartridge is in the un-
protected state (not safe) . This signal
will remain set after deselection. This
signal should not be reset until the
drive has stopped. This signal should be
set prior to drive motion. At least 2
milliseconds should be allowed between
the reset of Write Enable and the changing
of the track select signals.
-o-"
WDA- , WDA+ : This signal will modulate the write head to
produce a recorded wavefor- on tape when
WEN- is true and the cartridge is in the
unprotected state (not safej . This signal
shall continue to modulate the write head
if WEN is set and the cartridge is not
protected independent of the drive selec-
tion.
To change to a WDA+=H, WDA-=L state shall
cause a comparable change to be made on
the RDA signal lines when read back.
The minimum clock period for data input
should not allow the nominal resultant
number of flux reversal from exceeding
6400 per inch (2520 flux reversal/cm)
.
F.WD-;* Causes forward tape motion; the speed is
set by the High Speed signal.
REV^;* Causes reverse tape motion; the speed is





Causes the tape to move at High Speed in
the direction set by FWD or REV.
Track select address: a binary number,
(true low), in the following form;
2^ 2'
Where z'^ is TR2- and 2^ is TR1-.
The track selection is decoded as follows




] ! H i L
i
2 1 L H
i
3 1 L 1 L
, 4 1 H H
Simultaneous FWD § REV = True shall not cause damage







The track selection will select all heads
for a given track (i.e., erase, write, and
read) . The last track selection shall be
stored within the drive even after deselec-
tion by the controller.
The cartridge installed sensed by CIP is
protected, i.e., cannot be written on
under any operational conditions.
Power is applied to Drive (+5VDC present)
and sensor bulb is drawing current (is on)
Either upper (UTH) or lower (LTH) hole has
been sensed, These signals are true for
period of sensor activity (>_100 ysec.)
only,
Cartridge is installed in Drive.
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RDA+, RDA-: This signal is a replica of the WDA data
written onto the tape except as specified
herein.
The read signal is always available. The
read signal lines should only be examined
for valid data when DAD is true (low)
.
DAD+ , DAD-: This signal, Data Detected, will indicate
that the Read Data signals are valid for
the particular mode of operation. The Read
Data signals should be only examined when
DAD is true. DAD will go true ^16 usee.
after the first valid data transition is
read from tape. This will remain true if
at least two data transitions which exceed
the threshold criteria are read from tape
in the 16 usee, period.
The DAD signal will remain true for up to
62 usee, after the last data transition is
read from a block, (the data transitions
which have met the threshold criteria)
.
The DAD true state shall be DAD+ = High,
DAD- = Low.
POWER - SIGNAL PIN ASSIGNMENTS
Power Connections
The power pin assignments for all Drive configurations are
shown in the below table. Additional power connections for




Power iuoplv Pin Aislanmenrs
1
Pin* Signal From CorrliJ|ienrs )
1 M
.
N . C . N . A
.
i Kevino P'uc
2 ^"4 + Power Supply T-2^VDC I
3 V24- Power SuDOlv i -2-VDC
t
4 M
. N . C
.
N.A. i Kevino Pluc i
5 5 COM Power Supply ' Ser/o Common ]
• 6 V5+ Power SuDoiy 1 -5VDC 1
•7
1 LCOM Power Suool V 1 Looic Common |
8 CCOM Drive ' Chassis Common 1
9 M.N.r. N.A. 1 1
10 V24'^ rower Supply I ^24VDC
i
n V24- Power Supply ' -24V DC 1
12 j_ M.N.C. N.A. Keving Plug j
13 SCOM Power SuDply 1 Servo Common ^




15 LCOM Power iuooly ! '^oic Common !
16 CCOM L^rive i Chassis Common ;
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Signal - Pin Assignments for Basic Model Drives
ri n Tom
sl:- Conrroller













13 UTH- Drive Uooer Tcoe Hole
15 RDA^ ;ri ve Read Data 1
16 RDA- Dri ve Read Dcra 2
LCOM Dri ve Logic 'wommon
19 DAD+ Dri ve Data Detected 1






1 - , ^U
j
i reck ^
25 i TR2- Gantroller i rack X
27 M.N.C. N.A. '
""
i
29 V/DA+ Controller Write Data 1 !
1
'° WDA- Controller i '>"Jnte Data 2 1
1
1 'i^ WEN- Controller Write Enable j




37 REV- Contnoiler ' Reverse j
3?
_. .
HSP- Controller i High Speed
Notes: 1) All not listed (2N < N ^20) signal lines are the returns or grounds.
2) Meting connector is 3M Co. Part Number 3417-3000 or
equivalent.
3) The above refers to Drives without a control board; connections
are made directly to interconnect card.








ADDRESS INSTRUCTION L MNEMONIC COMMENT
OA 05 EN I ENABLE EXTERNAL INTERRUPT
B 25 EN TINT I ENABLE COUNTER INTERRUPT
C 85 CLR FO CLEAR FO
D AS CLR Fl CLEAR Fl
E B5 CPL Fl SET Fl=l
F 9ABF ANL P2,#BFH ENABLE TOTD INPUT
11 09 IN A J>1
JNZ © INPUT TOTD12 9615 IF NOT ZERO JMP
14 95 CPL.FO IF ZERO SET CONTINUOUS FLAG
15 AB ©MOV R3,A STORE TOTD IN R3
16 89FF ORL P1,#FFH RESET PI
18 8AFF URL P2,#FFH RESET P2
lA 27 CLRA INITIALIZE
IB AS MOV RO,A ADDRESS .ANT
IC 62 MOV T,A COUNTER
ID 45 STRT CNT START COUNTER
IE BCIO QmOY R4,#10H INITIALIZE PAGE
20 CC ©DEC R4 GET PAGE
21 FB MOV A,R3 COMBINE PAGE
22 47 SWAP A TMP SELECT
23 53F0 ANL A,#FOH
25 45EO URL A,#FOH
27 4C URL A,RY
28 39 0UT2 PI,
A
OUTPUT PAGE AND SELECT
29 7629 ©JFl WAIT LOOP
2B B5 LLP Fl RESET FLAG
2C F8 MOV A,RO
JNZ Q
TEST ADDRESS
2D 9629 IF NOT END OF PAGE JMP
2F FC MOV A,R4 IF END OF PAGE TEST
30 9620 JNZ O FOR END OF BLOCK IF NOT
END TMP
32 9ADF ANL P2,#DF IF END OF BLOCK RESET CPU2
34 BDOO MOV R5,#00H WAIT FOR RESET
36 BE08 MOV R6,#08H TO BE COMPLETED
38 ED38 (E)DTNZ R5, ©
3A EE38 DTNZ R6, ®
3C 8AFF ORL P2,#FFH
3E CB DEC R3
3F B61E JFO IF CONTINUOUS FLAG IS SET
JUMP
41 FB MOV A,R3 TEST FOR END OF INTERVAL
42 961E JNZ O IF NOT END TMP
44 9A7F ANL P2,#7FH IF END RESET TIMER






ADDRESS INSTRUCTION L MiNEMON I C COMMENT
COUNTER INTERRUPT SERVICE ROUTINE
50 9ADF ANL P2,#DFH START CONVERSION
52 8AFF ORL P2,#FFH
54 93 RETR
EXTERNAL INTERRUPT SERVICE ROUTINE
56 C8 DEC RO SET ADDRESS
57 90 MOVX,GRD,A STORE DATA





WRITE TO TAPE ROUTINE
't
DATA OR B
ADDRESS INSTRUCTION L MNEMONIC COMMENT
10 85 CLR FO CLEAR FLAG
11 A5 CLR Fl CLEAR FLAG 1
12 05 EN I ENABLE EXTERNAL INTERRUPT
13 BAIO MOV R2,#10H INITIALIZE PAGE
15 B8FF MOV RO,#FFH INITIALIZE ADDRESS
17 9AFB ANL P2,#FBH ENABLE READ FOR TRACK ^
BLOCK CNT
19 09 IN A, PI INPUT BLOCK COUNT (BLK
CNT)
lA A9 MOV Rl.A
JZ <So3>
STORE IN Rl
IB C61E IF ZERO JUMP
ID 95 CLP RO IF NOT ZERO F0=1
IE OA (£gII>lNA,P2 INPUT TRACK ^ MSB OF BLK
CNT
IF 53FO ANL A,#FOH ZERO LOWER FOUR BITS
21 8AFF URL P2,#FFH RESET P0RT2
23 89FF URL P1,#FFH RESET PORTl
25 AC MOV R4,A STORE TRK5MSB OF BLK CNT
1NR4
26 F247 JB7 (Jo^ JMP IF MSB OF BLK CNT IS 1
28 9656 JNZ ^M) JMP IF TRK5BLK CNT IS NOT
ZERO
2A B656 JFO (goB> JMP IF FO SET FROM ID ABOVE
2C 9AEF ANL P2,#EFH IF ZERO SET TRK 1 FOR STOP
2E 99EF ANL P1,#EFH .^MD SELECT DATA REWRDER
30 9A6F ANL P2,#GFH START TAPE FORWARD
32 A5 ^25 CLR Fl CLEAR Fl FROM INT ROUTINE
33 3633 UOJjJTO CToD WAIT FOR UPPER TAPE HOLE
35 7632 JFl Qjj) JMP IF Fl IS SET FROM INT
ROUTINE
37 BB70 MOV R3,#7 0H ALLOW 4.8" DF TAPE
39 BEOO MOV RG,#00H FROM LOAD POINT HOLE
3B EE3B (^2)DJNZ R6,525
3D EB3B DJNZ R3,f02)
3F 8ACF URL P2,#CFH STOP TAPE
41 BCAF MOV R4,#AFH STORE TRK15MSB OF BLK CNT
43 B95E MOV Rl , #5EH STORE BLOCK COUNT
45 0468 JMP (TcTS) JMP TO <EE)
47 D2F3 (IgP)JB6 QJ3) IF NOT ZERO FROM INPUT TEST
49 00 NOP FOR B75B6 SET FOR END FLAG
4A 00 NOP IF SET JMP TO "END" (JT^)
4B F9 MOV A,R1 GET BLK COUNT
4C D35F XRL A j;5EH
JNZ <40D)
TEST FOR FIRST WRITE OF TRK
4E 9656 IF NOT FIRST WRITE TMP TO
(io3)






ss INSTRUCTION L MNEMONIC COMMENT
51 43CF URL A,#CFH SET FOR STOP
53 3A OUTL yj. , A
TMP (Joj)
OUTPUT TO DATA RECORDER
54 0468 TMP TO 105
56 FC Cgo^MOV A,R4 TF NOT FIRST WRITE OF
TRK GET TRK
57 43CF URLA,#CFH AND SET FOR STOP
59 3A OUTL P2,A OUTPUT TRK TO DATA
RECORDER
5A 9ABF ^.ANL P2jlBEH
CJ3> JNTl (fog)
START REVERSE RUN
5C 465C WAIT FOR DAD+TO 00 TRUE
5E 8ACF URL P2,#CFH STOP TAPE
60 9A7F ANL P2 j7FH
Ci^^JTl ClTO
START TAPE FORWARD
62 5662 WAIR FOR DAD^TO 00 FALSE
64 8ACF URL P2,FCFH STOP TAPE
66 BD60 (TO^MOV R5,#60H
ANL P1,#7FH
SET MASK FOR WEN-^PAGE
68 997F SET WRITE ENABLE (WEN-)
6A 9A7F ANL P2,#7FH START TAPE FORWARD
6C BB21 MOV R3,#21H WAIT FOR 1.2" INTER BLOCK
6E BEOO MOV R6,/^00H GAP TO GO BY
70 EE70 (To^DTNZ R6 (iTH:)
72 EB70 DTNZ R3, do 8}
74 9AF7 ANL P2,#F7H TRIGGER SHIFT REG^MFM
ENCODER
76 8AFF URL P2,#0FH RESET TRIGGER
78 BB40 MOV R3,#4DH WAIT FOR PREAMBLE "O's"
7A EB7A (fo2)DTNZ R3,{f0^
7C 99DF ANL P1,#DFH TRIGGER PREAMBLE "1"
7E BB02 MOV R3,#0 2H DELAY 12 INSTRUCTION
80 EB8D <JTg)DJNZ R3,<Jl2) CYCLES FOR 1 TO SHIFT
THRU
82 CA ©DEC R2 GET PAGE
83 FD MOV A, R5 GET MASK
84 DA XRL A, R2 COMBINE PAGE AND MASK
85 39 OUTL PI,
A
OUTPUT PAGE
86 80 Omovx a,@ro WRITE TO SHIFT REGISTER
87 238A MOV A,#8A DELAY INSTRUCTION CYCLES
89 B3 JMPP @A
8A 00 ^IBNOP
8B BBOl MOV R3,#01H
8D EB8D (lTg>DTNZ R3, <Tll)
8F E886 DTNZ RO,(T) DEC ADDRESS IF NOT ZERO
JMP 1
91 80 MOVX A,@RO IF ZERO GET LAST ADDR OF
PAGE
92 0494 ^JMP ^h DELAY




































































































































TEST FOR LAST PAGE
IF NOT LAST PAGE JMP TO 2







IF NOT ZERO JMP TO (Jlj)
IF ZERO GET MSB OF BLK CNT
IF BO IS SET JMP TOCjO^)
IF B8 but NOT B9 SET JMP
TO ^0}
IF TRK IS FULL JMP TO (TTz?
IF B9 is set CLEAR B9 5
SET B8
stop new BLOCK CNT W/VLD
TRK ^„^
JMP TO CTS)
IF B9 NOT SET ^ B8 SET
CLEAR B8
STORE NEW BLK CNT W/OLD TRK
JMP TO (JTS)
IF TRK FULL TEST TRK
CODE FOR
NEW TRK
IF TRK 3, SET TRK 4 AND
NEW BLOCK COUNT
JMP ^2^ REWIND
TEST FOR TRK 1
IF TRKl, SET TRK2 AND NEW
BLOCK COUNT
JMP QJ> REWIND
IF TRK 4 SET FLAG FOR END OF
TAPE AND JMP TO STORE





OUTPUT TRK TO DATA RECORDER
SET FOR HIGH SPEED
START REWIND
















































































WAIT FOR LOAD POINT HOLE
ALLOW FOR 4.8" TO PASS






OUTPUT BLOCK COUNT TO PI
GET TRK
MASK LOWER 4 BITS
OUTPUT TRK TO P2
TRIGGER WRITE TO STORAGE
RESET PORTl
RESET P0RT2


























JMP IF UTH NOT PRESENT
IF TRK 2 OR 4 JMP
IF TRK 1 JMP
IF TRK 2,3 OR 4 STOP TAPE
DESELECT HIGH SPEED
START TAPE FORWARD
WAIT FOR 130T HOLES TO
PASS
WAIT FOR LOAD PT HOLE






IF END OF TRACK TEST
TRK CODE

































































































IF TRKl SET TRK2
JMP TO REWIND
IF TRK4 SET END OF TAPE
FLAG § JMP TO REWIND






WAIT FOR EARLY WARNING
HOLE TO PASS




WAIT FOR LOAD POINT HOLE








ADDRESS INSTRUCTION L MNEMONIC COMMENT
A 9ABF AN2 P2,^BF H ENABLE INPUT OF TOTD
C 09 IN A, PI INPUT TOTD
D AB MOV R3,A STORE IN R3
E 9611 JNZ (23 IF NOT ZERO JMP
10 B5 CPL Fl IF ZERO SET CONTINUOUS FLAG
11 89FF <|3)URL P1,#FFH RESET PI
13 8AFF URL P2,#FFH RESET P2
15 B800 MOV RO,#OOH INITIALIZE ADDRESS
17 B61D MOV R4,#10H INITIALIZE PAGE
19 FB MOV A,R3 GET TOTD
lA 47 SWAP A SET TOTD'S SLB
IB 43EF URL A,#EFH FOR SELECT TO MUX
ID 39 OUTL PI,
A
OUTPUT TO MUX
IE 9ADF ANL P2,#DFH TRIGGER CPU2 FOR FIRST
LOAD
20 BD08 MOV R5,#08H DELAY FOR CPU2 TO
22 EE22 (JoJdJNZ R6^£p GET STARTED
24 ED22 DTNZ R5,<£op
26 8AFF URL P2,#fPH RESTORE RESET
28 BD19 MOV R5,#19H WAIT FOR FIRST WORD
2A EE2A <JT9)DJNZ R6^Tq) TO BE COMPLETE
2C ED2A DJNZ R5 437
2E 85 ©CLR FO CLEAR NEW LOAD FLAG
2F BCIO MOV R4,#10H REINITIALIZE PAGE
31 CB DEC R3 GET NEW SELECT
32 FB MOV A,R3
33 47 SWAP A
34 53F0 ANL A,«FOH
36 43E0 URL A,#EOH
38 AF _MOV R7,A
39 CC ©DEC R4 GET NEW PAGE
3A FF MOV A,R7 COMBINE PAGE AND
3B 4C URL A,R4 SELECT
3C 39 OUTL PI, OUTPUT PAGE AND SELECT
3D B650 JFO ^70)
MOV A7R4
JMP IF NEW LOAD FLAG SET
3F FC CHECK ON PAGE COMPLETE
40 D30E XRL AJOEH
JNZ ijTo)
AFTER TRIGGER TO CPU2
42 964A IF NOT GO TO RESET OF CPU2
44 8AFF URL P2,*FFH IF ONE PAGE HAS PAST
46 95 CPL FO RESTORE RESET § SET
47 00 NOP ^ NO LOAD FLAG
48 0455













51 BE04 _f^I0V R6,#04
53 EE53 ami}jnz R6,am
55 C8 Cj^EC RO ^""^ GET ADDRESS
56 80 MOVX A,@R0 1-D/A
57 F8 MOV A,R0 TEST FOR END OF PAGE
58 CG60 JZ QOO)
5A BE14 NIOV R6,#14H IF NOT END DELAY
5C EE5C (22Q)DJNZ R6,gl5^
^
JMP Q)5E 0455 JMP FOR NEXT D/A
60 FC C0^MOVA,R4 TEST FOR LAST PAGE
61 CG6A JZ Ql^ IF LAST PAGE JMP
63 00 NOP IF NOT LAST PAGE DELA
64 BE09 MOV R6,#09H
66 EE66 Q3Q)DJNZ R6,(2l§)
68 0439 "^MP © JMP FOR PAGE RACE
6A 00 <Jl5>N0P IF LAST PAGE DELAY
6B BE03 MOV R6,#03H
(JT^DJNZ R6,(j42)6D EE6D
6F FB MOV A,R3 TEST FOR LAST BLOCK
70 962E JNZ@ IF NOT LAST BLOCK JMP
72 762E JFl© IF LAST BLOCK
74 99BF ^_ANL PLiiBFH SET SIGNAL

















































































































































STORE TRK 1 AiND BLOCK
COUNT
GET TK\CK




CLEAR Fl FOR TNT ROUTINE
WAIT FOR LOAD POINT HOLE
IF INT GO BACK TO WAITING
FOR LP
STOP TAPE AT LP HOLE
JMP TO ^£5 FOR START READ
GET OLD TRACK
SET FOR STOP
OUTPUT TRK TO DATA REORDER
START TAPE FORWARD
WAIT FOR "1" OF PREAMBLE
WAIT 8 INSTRUCTION CYCLES
GET PAGE
GET MASK
COMBINE PACE AND MASK
OUTPUT PACE 5 MA.SK
READ FROM SHIFT REG
WAIT 20 INSTRUCTION CYCLES
DEC. ADDR IF NOT ZERO JMP TOl
IF ZERO READ LAST OF PAGE
RESET PACE ADDRESS
USE UP 13 INSTRUCTION
CYCLES
GET PAGE ^.
IF NOT LAST PAGE JMP TO®







ADDRESS INSTRUCTION L MNEMONIC COMMENT
49 L9 DECRl DEC BLOCK COUNT
4A F9 MOV A^l TEST BLK CNT FOR
4B 968E JNZ <Qp ZERO
4D FC MOV AIR4 IF NOT ZERO GET TRR
4E F254 JB7 @) IF MOD OF BLK CNT IS SET
JMP (JOj)
50 D259 JB6 ^Oj) IF B8 OF BLK CNT IS SET
JMP TO (JoJ
52 045E JMP Qa7) IF NEITHER IS SET GET
NEW TRK
54 D3C0 <40Q)XRL A,#COH IF MSB OF BLK COUNT IS SET
56 AC MOV R4J\
JMP (^IS)
SET B9 AND STORE
57 048E JMP TO 418) STOP
59 533F O^ANL A,#3FH IF B9 IS NOT SET BUT B8
IS SET
5B AC MOV Rl^^A CLR B8 AND STORE
5C D48E JMP (jTs) JMP TO OJJ) STOP
5E B268 (JT^JB5 Qt^ IF END OF TRK TEST TRK
CODE
60 9274 JB4 (JTg) FOR NEXT TRK
62 BCBF MOV R4,#BFH IF TRKS SET TRK 4 AND
64 B95E MOV RjU*5EH BLOCK COUNT
66 0478 JMP (Hi) JMP TO REWIND
68 9270 (i2p)jBAaW) IF TRK 1 SET TRK 2
6A BC9F MOV R4,#9FH AND BLOCK COUNT
6C B95E MOV R1,#5EH
6E 0478 JMP (OJ JMP TO REWIND
70 BCFF OIJMOV R4,#FFH
JMP (JT^
IF TRK 4 SET END OF TAPE
72 0494 FLACE 5 JMP TO END LOOP
74 BC8F (Jig) MOV R4,#8FH IF TRK 2 SET TRK 3 AND
76 B95E MOV R1,#5EH BLOCK COUNT
78 99EF @)ANL P1,#EFH SELECT DATA RECORDER
7A FC MOV A,R4 GET TRACK
7B 43CF URL A,#CFH SET TRACK FOR STOP
7D 3A OUTL P2,A OUTPUT TO DATA RECORDER
7E 99AF ANL P1,#AFH SET FOR HIGH SPEED
80 9A7F ANL P2,#7FH START REWIND
82 BB20 ^310V R3,#2 0H WAIT FOR EARLY WARNING
84 EB84 023 DJNZ R3,(f25 HOLE TO PASS
86 3686 (lT3)JT0 (© WAIT FOR LOAD POINT HOLE
88 8ACF URL P2,#CFH STOP TAPE
8A 89EF URL P1,#EFH RESET PI
8C 8AFF ^^JRL P2,#FFH RESET P2
8E 8AFF aTgURL P2^,^#FFH RESET P2
90 5690 OTpJTl ^24) WAIT FOR TRIGGER FROM CPUl
92 0424 JMP <tMl WHEN TRIGGERED START FROM (^Od;



















































































JMP IF UTH NOT PRESENT
IF TRK 2 OR 4 JMP
IF TRK 1 JMP
IF TRK 2, 3 OR 4 STOP TAPE
DESELECT HIGH SPEED
START TAPE FORWARD
TEST FOR LOAD PT HOLE






IF END OF TRACK TEST
TRACK CODE
IF TRK 3 SET TRK 4
AND BLOCK COUNT
JMP TO REWIND
IF TRK 1 SET TRK 2
AND BLOCK COUNT
JMP TO REWIND
IF TRK 4 SET END OF
TAPE FLAG JMP TO RETURN
IF TRK 2 SET TRK 3
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